Opencores
👉 Home :: OpenCores
Beschreibung
Username: Password: Remember me 部分翻译 Browse Projects Forums About Mission Logos Contact us Advertise HowTo/FAQ Site Project Wishbone SVN EDA Tools Misc News Articles Statistics Newsletters Available jobs Magazines Partners Plunify Shop Tools ï»...
Zur Webseite
Tags
Cores,
VHDL,
Verilog,
HDL,
ASIC,
Synthesizable,
Standard,
Cell,
IP,
Intellectual,
Property,
32-bit,
RISC,
UART,
PCI,
SDRAM,
Full,
Custom,
System,
On,
A,
Chip,
SOC,
Reusable,
Design,
Development,
Synthesis,
Designs,
Developers,
C,
Linux,
ECos,
Open,
Free,
Sou
- The Mutopia Project
- EDA-STDS.ORG Home Page